Monthly Archives: June 2025

We are pleased to share that two of our PhD students presented their research at the VLSI Symposium 2025 in Kyoto. Michele Rossoni presented “A Fractional-N Digital-PLL based on a Power-Gated Ring-Oscillator and a Frequency-Stabilizing Loop Achieving 74fs Jitter Under … Continue reading →